



WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

(43) International Publication Date: 12 December 1991 (12.12.91)

Published
With international search report.

:DOCID: <WD_9119383A1_1>

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

WO 91/19363

PCT/FI91/00162

1

Radio test loop for a radio transceiver

The invention relates to a device for looping a radio-frequency test signal transmitted by a transmitter section in a transceiver to a receiver section for testing the transceiver.

The specifications of the European mobile telephone system GSM (Groupe Special Mobile) define a test function in which a base station tests the operation of the radio sections of its transceiver by generating a test signal which is transmitted by the transmitter section and which is looped back to the receiver section.

The object of the invention is to provide a device forming a test loop of this type.

This is achieved by means of a device of the invention which is characterized in that it comprises mixing means for converting the test signal from a transmitting frequency to a receiving frequency, the output of the mixing means being connectable to apply the test signal modulated to the receiving frequency to the receiver section during predetermined test intervals; at least one controllable oscillator means for generating local oscillator signals to the mixing means; and a control means for applying a frequency setting signal to said oscillator means before the beginning of each test interval and for monitoring the frequencies of said local oscillator signals, said control means preventing the output signal of the mixing means from being applied to the receiver section during the test interval if the frequencies of the local oscillator signals have not locked to local oscillator frequencies determined by the frequency setting signal before the beginning of the test interval.

WO 91/19363

PCT/FI91/00162

2

To loop a test signal generated by the transmitter in an appropriate way to the receiver, the test signal should be converted over a duplex interval from the transmitting frequency to the receiving frequency. In the preferred embodiment of the invention, the test signal is first demodulated from the transmitting frequency to a base frequency and then modulated from the base frequency to the receiving frequency. The frequencies of the local oscillator signals of the demodulator and the modulator are set in response to a command from some other component of the transceiver, e.g. from a frequency hopping unit, separately for each test interval a little before the beginning of the test interval. In the invention, the locking of the local oscillator frequencies is monitored, and if one or both of the local oscillator frequencies have not locked before the beginning of the test interval, the feeding of the test signal to the receiver during the test interval is prevented. In this way, it is possible to avoid interference of the receiver and/or misinterpretation of the condition of the transceiver as a result of an inferior test signal. In the preferred embodiment of the invention, the feeding of the test signal is prevented by means of a separation switch positioned at the output of the device.

In the following the invention will be described in greater detail by means of exemplifying embodiments with reference to the attached drawings, in which

Figure 1 is a block diagram of a transceiver comprising a device of the invention; and

Figure 2 illustrates the principal features of the device of the invention by means of a schematic block diagram.

WO 91/19363

PCT/FI91/00162

3

The purpose of the radio test unit of the invention is to enable a radio-frequency test signal generated by the transmitter section of a full duplex-type transceiver to be controlled in such a way that it is passed appropriately back to the receiver section of the same transceiver for reception and analyzing. In this way, a test loop is formed which contains at least the radio sections of the transceiver, possibly also the multiplexing means, etc. The condition and operation of the transceiver can be automatically observed by measuring the test performance and suitable properties of the received test signal passed through the test loop. In the following, the invention will be described in connection with a transceiver to be used at the base station of a cellular mobile radio telephone system, but the invention is not in any way restricted to this application.

In Figure 1, the transceiver comprises at least two, preferably four, transmitter-receiver pairs 1A, 10A and 1B, 10B, respectively, whereby each pair forms one full duplex link. The outputs of the transmitter units 1A and 1B are coupled by means of a summing means 2 to a common antenna line 3 and to a common transmitting antenna 4. A receiving antenna 6 is coupled through an antenna line 7 to a branching device 9 which divides the received signal to the receiver units 10A and 10B. As used in this connection, the transmitter and receiver units refer primarily to the radio sections of the transceiver. Each transmitter and receiver unit has its own transmitting or receiving frequency, whereby the transmitting and receiving frequencies of units forming a full duplex pair, e.g., 1A and 10A, are positioned at a distance of one duplex interval from each other,

WO 91/19363

PCT/FI91/00162

4

e.g. 45 MHz. In addition, each frequency channel is TDMA time-division multiplexed so as to comprise several digital traffic and/or control channels. The GSM specification defines eight base frequencies for the base station, each divided into eight channel intervals.

In the preferred embodiment of the invention, a radio test unit 11 is coupled between the antenna lines 5 and 7. For this purpose, the antenna line 5 comprises a branching device 3 which branches a portion of the transmitted signal to an input 12 in the radio test unit 11. An output 13 in the radio test unit 11 is coupled to the antenna line 7 by means of a directional coupler 8 which applies an output signal from the radio test unit to the antenna line 7 in a direction towards the receiver units. Alternatively, the radio test unit can be e.g. coupled directly to the individual transmitter and receiver units.

Figure 2 is a block diagram of the preferred embodiment of the radio test unit 11. From the input 12, a radio-frequency test signal, e.g. 800-1000 MHz, is applied through a fixed attenuator 21 to a branching device 22 which divides the signal to inputs A and B in a quadrature demodulator 23, whereby the signals at the inputs are mixed in mixers 23A and 23B by means of quadrature-phase local oscillator signals (a phase shift of 90 degrees) to a base frequency so as to form two quadrature-phase signals I and Q, the frequency range of which is between 0 and 100 kHz. The output signal I of the mixer 23A is applied through a lowpass filter 24A, an amplifier 25A, a delay line 26A, and a lowpass filter 27A to a mixer 28A in a quadrature modulator 28. Correspondingly, the output signal from the mixer 23B is applied

WO 91/19363

PCT/FI91/00162

5

through a lowpass filter 24B, an amplifier 25B, a delay line 26B and a lowpass filter 27B to a mixer 28B in the quadrature modulator 28. In the quadrature modulator 28, the signals I and Q are modulated by quadrature-phase local oscillator signals to the receiving frequency. The output signals of the mixers 28A and 28B are combined by a summing means 29 to form the final test signal, which is applied through an amplifier 30 to a switching unit 31, which under the guidance of a control unit 38 switches the test signal through it only during predetermined test intervals. From the switching unit 31, the test signal is applied to a branching device 32, which divides the signal to a signal level control branch and through a bandpass filter 33 to the output 13 of the radio test unit.

The purpose of the delay lines 26A and 26B is to delay the test signal before it is applied to the receiver for a period of time which corresponds to the time required between the transmission and reception of one line in the transceiver in question. In the GSM specifications, this time period is three channel intervals. The delay lines 26A and 26B are mutually identical. In the preferred embodiment of the invention, they are realized by a circuit based on analog sampling and charge offset, in which charges are transferred in synchronization with a clock signal generated by an oscillator 39. One suitable circuit is RD5108A, which is manufactured by Reticon Inc and in which there are 2048 charge storing means coupled in sequence. The signals I and Q are sampled during every other clock period and the samples pass from one charge storing means to another during every clock period. The magnitude of the delay is determined by the frequency of the oscillator 39,

WO 91/19363

PCI/FI91/00162

6

1.216 MHz in this specific case, thus obtaining the above-mentioned delay of three channel intervals in conformity with the GSM system. The delayed signals I and Q at the outputs of the delay lines 26A and 26B are sampled analog signals, the spectra of which include the sampling frequency. This sampling frequency is removed by means of the lowpass filters 27A and 27B connected after the delay lines. Alternatively, the delay lines 26A and 26B may be realized digitally, whereby they comprise an analog-to-digital converter, a digital shift register and a digital-to-analog converter for both base-frequency signals.

In the preferred embodiment of the invention, the switching unit 31 has two primary functions: 1) to separate the test signal at the output of the modulator 28 sufficiently efficiently from the receiver between the test intervals, and 2) to set the initial level of the test signal to a desired value. Therefore, the input of the switching unit comprises a branching means 311 which divides the output signal of the amplifier 30 into two branches. The first branch comprises three switching means 312, 313 and 314 connected in series and an amplifier with constant gain, so that the gain of the branch is 15 dB. The other branch comprises two switching means 316 and 317 connected in series and a fixed attenuator 318, the attenuation of the branch being 15 dB. In the preferred embodiment of the invention, the difference in the power levels of signals passed through the different branches is thus 30 dB. The output signals of the attenuator 318 and the amplifier 315 are fed to a summing means 319, the output of which forms the output of the switching unit 31 coupled to the branching device 32. During the test interval, the control unit 38 causes the

WO 91/19363

PCT/FI91/00162

7

switching means 312 to 314 to be closed by a control signal RF HIGH or alternatively causes the switching means 316 to 317 to be closed by a control signal RF LOW so as to apply a receiving-frequency test signal to the receiver. Between the test intervals, the switching means of both branches are open, so that they separate the test signal from the input of the receiver. The choice of the power level of the branch and the test signal depends on whether it is the upper or lower end of the dynamic range of the receiver that is to be tested. The attenuation of open switching means within the radio frequency range has to be such that the level of a signal leaking through an open branch is at least 25 dB smaller than the signal level at the output of the selected branch. In the preferred embodiment of the invention, the switching means are realized by PIN diodes. The alternative power levels of the test signal may be formed by combinations of switches, amplifiers and attenuators different from that described above, provided that at least two alternative signal paths having different fixed attenuations or gains are achieved.

The level of the test signal leaking to the output of the radio test unit 11 is monitored by passing a portion of the output signal of the switching unit 31 by the branching device 32 to the power level control branch, in which the power level of the signal is measured. If the power level of the output signal between the test intervals exceeds a predetermined threshold level, the control unit 38 assumes that the switches are damaged or operate faultily and prevents the generation of the test signal by interrupting the supply of operating power to the oscillator 45, for instance. The power level

WO 91/19363

PCT/FI91/00162

8

control branch also monitors the level of the outpulled test signal during the test interval. If the power level of the test signal during the test does not exceed the predetermined threshold level, the control unit 38 assumes that the switching unit 31 has operated faultily and updates the error counter and/or disregards the loop test performed during this interval. In the preferred embodiment of the invention, the control branch comprises a series connection of the following components in the following order: a bandpass filter 34; a switching means 35 operating in its closed state as a 10 dB attenuator for protecting subsequent components; a rectifier formed by a diode D1; and a level measuring circuit, such as a comparator, positioned in the control unit 38. The control unit 38 causes the switching means 35 to open during the test intervals and close between the test intervals by a signal SDETC.

The local oscillator signals of the demodulator 23 are generated from the output signal of a frequency synthesizer 44 by feeding it to the mixer 23A with a phase shift of 0° and to the mixer 23B with a phase shift of 90° . Correspondingly, the local oscillator signals of the modulator 28 are formed by feeding the output signal of a frequency synthesizer 45 to the mixer 28A of the modulator 28 with a phase shift of 0° and to the mixer 28B with a phase shift of 90° .

During testing, the radio test unit receives a test signal from the transmitter unit 1 and transmits it further to the receiver section 2 either during every test interval within the same fixed frequency channel or, when the transceiver operates in the frequency hopping mode, by changing the physical frequency channel during each test interval. The

WO 91/19363

PCT/FI91/00162

9

operation of the frequency synthesizers is controlled and monitored by means of the control unit 38. During testing, the control unit 38 receives from some other component in the transceiver, e.g. from the frequency hopping unit, an absolute channel number for each test interval prior to the beginning of the test interval. Thereafter the control unit 38 generates command data from this absolute channel number for the synthesizers 44 and 45, on the basis of which data the output signals of the synthesizers are locked to a frequency corresponding to each particular channel. In the preferred embodiment of the invention, in which each frequency channel has eight channel intervals, the command data is applied to the synthesizers approximately 4ms, i.e. 7 intervals, before the test interval. In this way, it is ensured that the synthesizers 44 and 45 have a setting time of at least 3 ms before the test interval. About 0.5 ms before the beginning of the test interval, the control unit 38 monitors the states of alarm signals RXALM and TXALM of the synthesizers, which signals indicate whether the synthesizers 44 and 45 have locked or not. If both synthesizers have locked before the beginning of the test interval, the control unit 38 controls the switching unit 31 so that it connects the test signal to the output 13 for the test interval. If only one or neither one of the synthesizers 44 and 45 has locked before the beginning of the test interval, the control unit 38 does not close the switches of the switching unit 31 and the test signal will not be applied to the output 13, so that the interference of the receiver is prevented.

The control unit 38 contains several error counters for monitoring the operation of the radio

WO 91/19363

PCT/FI91/00162

10

test unit. Error counters to be updated include a frequency hopping command counter, synthesizer counters, switching unit counters and a counter for test intervals lost due to an error in the test unit during testing.

The correctness of the received channel number commands is controlled by means of the frequency hopping command counter. The control unit 38 receives the channel numbers from the frequency hopping unit of the transceiver in duplex form and checks that both channel numbers are identical and that they have the right parity. If this is not the case, the control unit updates the frequency hopping counter and does not generate command data to the synthesizers 44 and 45. In this way, the test interval in question is disregarded in the radio test unit and the counter for lost intervals is incremented.

A separate synthesizer counter is provided for each synthesizer, which counter is incremented if the synthesizer is not locked before the test interval and the test interval is disregarded. If the reading of the synthesizer counters exceeds a predetermined threshold value, the operation of the radio test unit stops wholly.

The switching unit counter is incremented if it is found out that the switches of the switching unit 31 have not closed or opened at the proper time during testing.

The figures and the description related to them are only intended to illustrate the present invention. In its details, the device of the invention may vary within the attached claims. For example, the conversion of the test signal from the transmitting to the receiving frequency can be carried out by means of techniques other than those described above.

WO 91/19363

PCT/FI91/00162

11

Claims:

1. Device for looping a radio-frequency test signal transmitted by a transmitter section (1A, 1B) in a transceiver to a receiver section (10A, 10B) for testing the transceiver, characterized in that the device comprises

mixing means (23, 28) for converting the test signal from a transmitting frequency to a receiving frequency, the output of the mixing means being connectable to apply the test signal modulated to the receiving frequency to the receiver section (10A, 10B) during predetermined test intervals;

at least one controllable oscillator means (44, 45) for generating local oscillator signals to the mixing means (23, 28); and

a control means (38) for applying a frequency setting signal to said oscillator means (44, 45) before the beginning of each test interval and for monitoring the frequencies of said local oscillator signals, said control means (38) preventing the output signal of the mixing means (23, 28) from being applied to the receiver section (10A, 10B) during the test interval if the frequencies of the local oscillator signals have not locked to local oscillator frequencies determined by the frequency setting signal before the beginning of the test interval.

2. Device according to claim 1, characterized in that the mixing means comprise

a demodulating means (23) having its input side connected to receive said transmitting-frequency test signal;

a modulating means (28) having its input side connected to the output side of the demodulating means (23) and the output of which forms the output

WO 91/19363

PCT/FI91/00162

12

of the mixing means.

3. Device according to claim 2, characterized in that a switching unit (31) is connected to the output of the modulating means (28),
5 the switching unit being controlled by said control means (38).

4. Device according to claim 1, 2 or 3, characterized in that the oscillator means (44, 45) are frequency synthesizers.

10 5. Device according to any of the preceding claims, characterized in that the device is connected between a transmitting antenna line (5) and a receiving antenna line (7) of the transceiver.

15 6. Device according to any of the preceding claims, characterized in that delay means (26A, 26B) are provided between the demodulating means (23) and the modulating means (28) for delaying the test signal for a period of time corresponding to the time difference required between
20 the transmission and reception of the transceiver.

7. Device according to any of the preceding claims, characterized in that the control means (38) comprises an error counter which is incremented whenever either one of the local
25 oscillator signals is not locked to the preset value.

WO 91/19363

PCT/FI91/00162

1/2





FIG. 1

WO 91/19363

PCT/FI91/00162

2,2



INTERNATIONAL SEARCH REPORT

International Application No PCT/FI 91/00162

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC5: H 04 B 17/00		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
IPC5	H 04 B	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in Fields Searched ⁸		
SE,DK,FI,NO classes as above		
III. DOCUMENTS CONSIDERED TO BE RELEVANT⁹		
Category ¹⁰	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
A	US, A, 4918685 (S.J.M. TOL ET AL) 17 April 1990, see column 4, line 19 - column 5, line 23; figure 1 --	1-7
A	US, A, 4048564 (T.P. GLEESON JR) 13 September 1977, see abstract; figure 2 --	1-7
A	GB, A, 2056223 (NISSAN MOTOR COMPANY ET AL) 11 March 1981; see page 1, line 121 - page 2, line 68; figure 2 -- -----	1-7
<p>* Special categories of cited documents:¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
20th August 1991	1991 -08- 28	
International Searching Authority	Signature of Authorized Officer	
SWEDISH PATENT OFFICE	MICHAEL FELHENDLER	

Form PCT/ISA/210 (second sheet) (January 1985)

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO. PCT/FI 91/00162

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the Swedish Patent Office EDP file on 91-06-27. The Swedish Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 4918685	90-04-17	AU-B- 610206	91-05-16
		AU-D- 1974588	89-01-27
		EP-A- 0301636	89-02-01
		JP-A- 1042929	89-02-15
		NL-A- 8701750	89-02-16
US-A- 4048564	77-09-13	NONE	
GB-A- 2056223	81-03-11	DE-A-C- 3028751	81-02-05
		JP-A- 56021435	81-02-27
		US-A- 4361904	82-11-30